View ISL595320708_4138740.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
ISL59532
Data Sheet August 29, 2007 FN7432.6
32x32 Video Crosspoint
The ISL59532 is a 300MHz 32x32 Video Crosspoint Switch. Each input has an integrated DC-restore clamp and an input buffer. Each output has a fast On-Screen Display (OSD) switch (for inserting graphics or other video) and an output buffer. The switch is non-blocking, so any combination of inputs to outputs can be chosen, including one channel driving multiple outputs. The Broadcast Mode directs one input to all 32 outputs. The output buffers can be individually controlled through the SPI interface, the gain can be programmed to x1 or x2, and each output can be placed into a high impedance mode. The ISL59532 offers a typical -3dB signal bandwidth of 300MHz. Differential gain of 0.025% and differential phase of 0.05, along with 0.1dB flatness out to 50MHz, make the ISL59532 suitable for many video applications. The switch matrix configuration and output buffer gain are programmed through an SPI/QSPITM-compatible three-wire serial interface. The ISL59532 interface is designed to facilitate both fast updates and initialization. On power-up, all outputs are high impedance to avoid output conflicts. The ISL59532 is available in a 356 ball BGA package and specified over an extended -40C to +85C temperature range. The single-supply ISL59532 can accommodate input signals from 0V to 3.5V and output voltages from 0V to 3.8V. Each input includes a clamp circuit that restores the input level to an externally applied reference in AC-coupled applications. The ISL59533 is a fully differential input version of this device.
Features
* 32x32 non-blocking switch with buffered inputs and outputs * 300MHz typical bandwidth * 0.025%/0.05 dG/dP * Output gain switchable x1 or x2 for each channel * Individual outputs can be put in a high impedance state * -90dB Isolation at 6MHz * SPI digital interface * Single +5V supply operation * Pb-free (RoHS compliant)
Applications
* Security camera switching * RGB routing * HDTV routing
Ordering Information
PART NUMBER ISL59532IKEZ TAPE & REEL PACKAGE (Pb-Free) 356 Ld BGA PKG. DWG. # V356.27x27A
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
Block Diagram
VS VOVERn OVERn 32 OVERLAY CHANNEL ENABLES 32 OVERLAY VIDEO INPUTS
VREF
CLAMP 32 VIDEO INPUTS IN0 - IN31 32x32 SWITCH MATRIX 32 VIDEO OUTPUTS OUT0 - OUT31
CLAMP SDI SCLK SLATCH CLAMP ENABLE AV X1, X2 OUTPUT ENABLE
SPI INTERFACE AND CONTROL REGISTERS
VSDO SDO
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright (c) Intersil Americas Inc. 2006, 2007. All Rights Reserved. All other trademarks mentioned are the property of their respective owners.
ISL59532 Pinout
ISL59532 (356 LD BGA) TOP VIEW
A
In24 In25 In26 In27 In28 In29 In30 In31 Over31 Over30 Over29 Over28 Out27 Out26 Out25 Out24
B
Out31 Out30 Out29 Out28 Over27 Over26 Over25 Over24
C
In23 Vover31 Vover30 Vover29 Vover28 Vover27 Vover26 Vover25 Vover24 Vover23 Out23 Over23
D
In22
VSDO
Vs Vs Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs Vs
Vover22 Out22 Over22
E
In21 Vover21 Out21 Over21
F
In20
GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
Vs Vs Vs Vs Vs Vs Vs Vs Vs Vs Vs
Vover20 Out20 Over20
G
In19 SDO
Vs Vs Vs Vs Vs Vs Vs Vs Vs Vs Vs Vs
NC
Vover19 Over19 Out19
H
In18 RESET Vover18 Over18 Out18
J
In17 SLATCH Vover17 Over17 Out17
K
In16 SCLK Vover16 Over16 Out16
L
In15 SDI Vover15 Out15 Over15
M
In14
VREF
Vover14 Out14 Over14
N
In13 Vover13 Out13 Over13
P
In12 Vover12 Out12 Over12
R
In11 Vover11 Over11 Out11
T
In10 Vover10 Over10 Out10
U
In9
Vs
NC
Vs
Vs
Vs
NC
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vs
Vover9
Over9
Out9
V
In8 Vover0 Vover1 Vover2 Vover3 Vover4 Vover5 Vover6 Vover7 Vover8 Over8 Out8
W
Over0 Over1 Over2 Over3 Out4 Out5 Out6 Out7
Y
In7 In6 In5 In4 In3 In2 In1 In0 Out0 Out1 Out2 Out3 Over4 Over5 Over6 Over7
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
= NO BALLS BALLS LABELLED "NC" SHOULD BE LEFT UNCONNECTED - DO NOT TIE THEM TO GROUND! BALLS WITH NO LABELS MAY BE TIED TO GROUND TO SLIGHTLY REDUCE THERMAL IMPEDANCE.
2
FN7432.6 August 29, 2007
ISL59532
Absolute Maximum Ratings (TA = +25C)
Supply Voltage between VS and GND. . . . . . . . . . . . . . . . . . . . 6.0V Maximum Continuous Output Current . . . . . . . . . . . . . . . . . . . 40mA Maximum power supply (VS) slew rate . . . . . . . . . . . . . . . . . . 1V/s
Thermal Information
Maximum Die Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . +125C Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65C to +150C Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Operating Conditions
ESD Classification Human Body Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1500V Machine Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100V Ambient Operating Temperature . . . . . . . . . . . . . . . .-40C to +85C
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.
DC Electrical Specifications
PARAMETER VS VSDO AV GM
VS = 5V, RL = 150 unless otherwise noted. CONDITION MIN (Note 1) 4.5 Establishes serial data output high level AV = 1 AV = 2 AV = 1 AV = 2 AV = 1 AV = 2 Clamp function disabled (DC coupled inputs) Clamp function enabled, VIN = VREF + 0.5V 1.2 0.98 1.96 -1.5 -1.5 0 0.1 -10 0.5 -5 2 -110 -20 -100 60 24 50 560 280 1.2 8 -24 108 31 70 640 320 1.8 720 360 2.4 35 40 1 2 TYP MAX (Note 1) 5.5 5.5 1.02 2.04 +1.5 +1.5 3.5 3.8 1 10 UNIT V V V/V V/V % % V V A A A mV mV mA mA dB mA mA mA
DESCRIPTION Power Supply Voltage Power Supply for SDO output pin Gain
Gain Matching (to average of all other outputs) Video Input Voltage Range Video Output Voltage Range Input Bias Current
VIN VOUT IB IREF VOS IOUT PSRR IS
VREF Input Current Output Offset Voltage
Clamp function enabled AV = 1 AV = 2 Sourcing, RL = 10 to GND Sinking, RL = 10 to 2.5V AV = 2 Enabled, all outputs enabled, no load current Enabled, all outputs disabled, no load current Disabled
Output Current
Power Supply Rejection Ratio Supply Current
AC Electrical Specifications
PARAMETER BW -3dB BW 0.1dB SR TS Glitch Tover dG dP XTADJACENT XTHOSTILE VN NOTE:
VS = 5V, RL = 150 unless otherwise noted. CONDITION VOUT = 200mVP-P, AV = 2 VOUT = 200mVP-P, AV = 2 VOUT = 2VP-P, AV = 2 VOUT = 2VP-P, AV = 2 AV = 1 From OVER rising edge to output transition AV = 2, RL = 150 AV = 2, RL = 150 6MHz, AV = 1 6MHz, AV = 1 300 MIN (Note 1) TYP 300 50 520 12 40 6 0.025 0.05 -90 -72 18 740 MAX (Note 1) UNIT MHz MHz V/s ns mV ns %
DESCRIPTION 3dB Bandwidth 0.1dB Bandwidth Slew Rate Settling Time to 0.1% Switching Glitch, Peak Overlay Delay Time Diff Gain Diff Phase Adjacent Channel Crosstalk Hostile Crosstalk Input Referred Noise Voltage
dB dB nV/Hz
1. All Min/Max parameters are guaranteed by 100% production testing at TA = +25C. Typical values are for information purposes only.
3
FN7432.6 August 29, 2007
ISL59532 Pin Descriptions
NAME IN0 IN1 IN2 IN3 IN4 IN5 IN6 IN7 IN8 IN9 IN10 IN11 IN12 IN13 IN14 IN15 IN16 IN17 IN18 IN19 IN20 IN21 IN22 IN23 IN24 IN25 IN26 IN27 IN28 IN29 IN30 IN31 OUT0 OUT1 OUT2 OUT3 OUT4 OUT5 NUMBER Y8 Y7 Y6 Y5 Y4 Y3 Y2 Y1 V1 U1 T1 R1 P1 N1 M1 L1 K1 J1 H1 G1 F1 E1 D1 C1 A1 A2 A3 A4 A5 A6 A7 A8 Y10 Y11 Y12 Y13 W14 W15 DESCRIPTION Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Input Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output
Pin Descriptions (Continued)
NAME OUT6 OUT7 OUT8 OUT9 OUT10 OUT11 OUT12 OUT13 OUT14 OUT15 OUT16 OUT17 OUT18 OUT19 OUT20 OUT21 OUT22 OUT23 OUT24 OUT25 OUT26 OUT27 OUT28 OUT29 OUT30 OUT31 OVER0 OVER1 OVER2 OVER3 OVER4 OVER5 OVER6 OVER7 OVER8 OVER9 OVER10 OVER11 NUMBER W16 W17 V20 U20 T20 R20 P19 N19 M19 L19 K20 J20 H20 G20 F19 E19 D19 C19 A17 A16 A15 A14 B13 B12 B11 B10 W10 W11 W12 W13 Y14 Y15 Y16 Y17 V19 U19 T19 R19 DESCRIPTION Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Crosspoint Video Output Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down)
FN7432.6 August 29, 2007
4
ISL59532 Pin Descriptions (Continued)
NAME OVER12 OVER13 OVER14 OVER15 OVER16 OVER17 OVER18 OVER19 OVER20 OVER21 OVER22 OVER23 OVER24 OVER25 OVER26 OVER27 OVER28 OVER29 OVER30 OVER31 VOVER0 VOVER1 VOVER2 VOVER3 VOVER4 VOVER5 VOVER6 VOVER7 VOVER8 VOVER9 VOVER10 VOVER11 VOVER12 VOVER13 VOVER14 VOVER15 VOVER16 VOVER17 NUMBER P20 N20 M20 L20 K19 J19 H19 G19 F20 E20 D20 C20 B17 B16 B15 B14 A13 A12 A11 A10 V10 V11 V12 V13 V14 V15 V16 V17 V18 U18 T18 R18 P18 N18 M18 L18 K18 J18 DESCRIPTION Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Logic Control (with pull-down) Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input SCLK Overlay Video Input SDI Overlay Video Input SDO Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input VS GND NC VSDO D3 RESET H3 G3 Serial data output. Can be tied to SDI of another ISL59532 to enable daisychaining of multiple devices. Reset input. Pull high then low to reset device, but not needed in normal operation. Tie to ground in final application. Power supply for SDO pin. Tie to +5V for a 0 to 5V SDO output signal swing. +5V power supply Ground No Connect - Do not electrically connect to anything, including ground. L3 Serial data input K3 Serial data clock SLATCH J3
Pin Descriptions (Continued)
NAME VOVER18 VOVER19 VOVER20 VOVER21 VOVER22 VOVER23 VOVER24 VOVER25 VOVER26 VOVER27 VOVER28 VOVER29 VOVER30 VOVER31 VREF NUMBER H18 G18 F18 E18 D18 C18 C17 C16 C15 C14 C13 C12 C11 C10 M3 DESCRIPTION Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input Overlay Video Input DC-restore clamp reference input. In an AC-coupled configuration (DC-Restore clamp enabled), the sync tip of composite video inputs will be restored to this level. Set to 0.3 to 0.7V for optimum performance. In an DC-coupled configuration (DC-Restore clamp disabled), this pin should be tied to ground. Do not let the VREF pin float! A floating VREF pin drifts high and, if the clamp function is enabled, will cause all of the outputs to simultaneously try to drive ~4V DC into their 150 loads. Serial Latch. Serial data is latched into ISL59532 on rising edge of SLATCH.
5
FN7432.6 August 29, 2007
ISL59532 Typical Performance Curves
MUX MODE AV = 1 RL = 100 INPUT_CH 0 OUTPUT_CH 0 33pF 27pF 22pF 15pF 10pF MUX MODE AV = 2 RL = 100 INPUT_CH 0 OUTPUT_CH 0 33pF 27pF 22pF 15pF
4.7pF 0pF
10pF 4.7pF 0pF
FIGURE 1. FREQUENCY RESPONSE - VARIOUS CL, AV = 1, MUX MODE
FIGURE 2. FREQUENCY RESPONSE - VARIOUS CL, AV = 2, MUX MODE
100 150
100 150
500 500 1.07k MUX MODE AV = 1 CL = 0 INPUT_CH 0 OUTPUT_CH 0 MUX MODE AV = 2 CL = 0 INPUT_CH 0 OUTPUT_CH 0 1.07k
FIGURE 3. FREQUENCY RESPONSE - VARIOUS RL, AV = 1, MUX MODE
FIGURE 4. FREQUENCY RESPONSE - VARIOUS RL, AV = 2, MUX MODE
OVERLAY MODE AV = 1 RL = 100 CL = 0pF INPUT_CH 31 OUTPUT_CH 31
OVERLAY MODE AV = 2 RL = 100 CL = 0pF INPUT_CH 31 OUTPUT_CH 31
FIGURE 5. FREQUENCY RESPONSE - OVERLAY INPUT, AV = 1
FIGURE 6. FREQUENCY RESPONSE - OVERLAY INPUT, AV = 2
6
FN7432.6 August 29, 2007
ISL59532 Typical Performance Curves (Continued)
BROADCAST MODE AV = 1 RL = 100 INPUT_CH 0 OUTPUT_CH 0 33pF 27pF 22pF 15pF BROADCAST MODE AV = 2 RL = 100 INPUT_CH 0 OUTPUT_CH 0 33pF 27pF 22pF 15pF
10pF 4.7pF 0pF
10pF 4.7pF 0pF
FIGURE 7. FREQUENCY RESPONSE - VARIOUS CL, AV = 1, BROADCAST MODE
FIGURE 8. FREQUENCY RESPONSE - VARIOUS CL, AV = 2, BROADCAST MODE
100 100 150
503 1.07k BROADCAST MODE AV = 1 CL = 0 INPUT_CH 0 OUTPUT_CH 0 1.07k BROADCAST MODE AV = 2 CL = 0 INPUT_CH 0 OUTPUT_CH 0
FIGURE 9A. FREQUENCY RESPONSE - VARIOUS RL, AV = 1, BROADCAST MODE
FIGURE 10. FREQUENCY RESPONSE - VARIOUS RL, AV = 2, BROADCAST MODE
-30 -40 CROSSTALK (dB) -50 -60 -70 -80 -90 -100 1 10 100 1k
ALL HOSTILE INPUT_CH0 OUTPUT_CH31 AV = 1 RL = 100 CL = 0 ADJACENT INPUT_CH30 OUTPUT_CH31
-30 -35 -40 ISOLATION (dB) -45 -50 -55 -60 -65 -70 -75 -80 1M
AV = 2 RL = 100 CL = 1pF
ALL HOSTILE IN_CH14 BROADCAST TO ALL EXCEPT OUT_CH15
ADJACENT IN CH14 OUT CH15 10M 100M FREQUENCY (Hz) 1G
FREQUENCY (MHz)
FIGURE 11. CROSSTALK - AV = 1
FIGURE 12. CROSSTALK - AV = 2
7
FN7432.6 August 29, 2007
ISL59532 Typical Performance Curves (Continued)
AV = 2 RL = 100 INPUT_CH 0 OUTPUT_CH 0 VOP-P = 2V THD 2nd HD AV = 2 RL = 100 INPUT_CH 0 OUTPUT_CH 0 FREQUENCY = 1MHz
THD 2nd HD
3rd HD
3rd HD
FIGURE 13. HARMONIC DISTORTION vs FREQUENCY
FIGURE 14. HARMONIC DISTORTION vs VOUT_P-P
FIGURE 15. DISABLED OUTPUT IMPEDANCE
FIGURE 16. ENABLED OUTPUT IMPEDANCE
MUX MODE AV = 1 RL = 100 INPUT_CH 31 OUTPUT_CH 31 FALL TIME 2.65ns
RISE TIME 2.35ns
MUX MODE AV = 1 RL = 100 INPUT_CH 31 OUTPUT_CH 31
FIGURE 17. RISE TIME - AV = 1
FIGURE 18. FALL TIME - AV = 1
8
FN7432.6 August 29, 2007
ISL59532 Typical Performance Curves (Continued)
MUX MODE AV = 2 RL = 100 INPUT_CH 31 OUTPUT_CH 31
FALL TIME 2.35ns
RISE TIME 2.19ns
MUX MODE AV = 2 RL = 100 INPUT_CH 31 OUTPUT_CH 31
FIGURE 19. RISE TIME - AV = 2
FIGURE 20. FALL TIME - AV = 2
MUX MODE AV = 1 RL = 100 INPUT_CH 31 OUTPUT_CH 31 SLEW RATE 448V/s SLEW RATE -436V/s
MUX MODE AV = 1 RL = 100 INPUT_CH 31 OUTPUT_CH 31
FIGURE 21. RISING SLEW RATE - AV = 1
FIGURE 22. FALLING SLEW RATE - AV = 1
MUX MODE AV = 2 RL = 100 INPUT_CH 31 OUTPUT_CH 31 SLEW RATE 531V/s
SLEW RATE -511V/s
MUX MODE AV = 2 RL = 100 INPUT_CH 31 OUTPUT_CH 31
FIGURE 23. RISING SLEW RATE - AV = 2
FIGURE 24. FALLING SLEW RATE - AV = 2
9
FN7432.6 August 29, 2007
ISL59532 Typical Performance Curves (Continued)
OUTPUT
OUTPUT
OVERLAY LOGIC INPUT
OVERLAY LOGIC INPUT
FIGURE 25. OVERLAY SWITCH TURN-ON DELAY TIME
FIGURE 26. OVERLAY SWITCH TURN-OFF DELAY TIME
AV = 2 RL = 150 INPUT_CH 31 OUTPUT_CH 31 OSC = 40mV
AV = 2 RL = 150 INPUT_CH 31 OUTPUT_CH 31 OSC = 40mV
FIGURE 27. DIFFERENTIAL GAIN, AV = 2
FIGURE 28. DIFFERENTIAL PHASE, AV = 2
AV = 2 RL = 150 INPUT_CH 31 OUTPUT_CH 31 OSC = 40mV
AV = 2 RL = 150 INPUT_CH 31 OUTPUT_CH 31 OSC = 40mV
FIGURE 29. DIFFERENTIAL GAIN, AV = 2
FIGURE 30. DIFFERENTIAL PHASE, AV = 2
10
FN7432.6 August 29, 2007
ISL59532 Typical Performance Curves (Continued)
AV = 1 RL = 150 INPUT_CH 31 OUTPUT_CH 31 OSC = 40mV
AV = 1 RL = 150 INPUT_CH 31 OUTPUT_CH 31 OSC = 40mV
FIGURE 31. DIFFERENTIAL GAIN, AV = 1
FIGURE 32. DIFFERENTIAL PHASE, AV = 1
AV = 1 RL = 150 INPUT_CH 31 OUTPUT_CH 31 OSC = 40mV
AV = 1 RL = 150 INPUT_CH 31 OUTPUT_CH 31 OSC = 40mV
FIGURE 33. DIFFERENTIAL GAIN, AV = 1
FIGURE 34. DIFFERENTIAL GAIN, AV = 1
AV = 2 RL = 150 INPUT_CH 00 OUTPUT_CH 31 OSC = 40mV
AV = 2 RL = 150 INPUT_CH 00 OUTPUT_CH 31 OSC = 40mV
FIGURE 35. DIFFERENTIAL GAIN, AV = 2
FIGURE 36. DIFFERENTIAL PHASE, AV = 2
11
FN7432.6 August 29, 2007
ISL59532 Typical Performance Curves (Continued)
AV = 2 RL = 150 INPUT_CH 00 OUTPUT_CH 31 OSC = 40mV
AV = 2 RL = 150 INPUT_CH 00 OUTPUT_CH 31 OSC = 40mV
FIGURE 37. DIFFERENTIAL GAIN, AV = 2
FIGURE 38. DIFFERENTIAL PHASE, AV = 2
AV = 1 RL = 150 INPUT_CH 00 OUTPUT_CH 31 OSC = 40mV
AV = 1 RL = 150 INPUT_CH 00 OUTPUT_CH 31 OSC = 40mV
FIGURE 39. DIFFERENTIAL GAIN, AV = 1
FIGURE 40. DIFFERENTIAL PHASE, AV = 1
AV = 1 RL = 150 INPUT_CH 00 OUTPUT_CH 31 OSC = 40mV
AV = 1 RL = 150 INPUT_CH 00 OUTPUT_CH 31 OSC = 40mV
FIGURE 41. DIFFERENTIAL GAIN, AV = 1
FIGURE 42. DIFFERENTIAL PHASE, AV = 1
12
FN7432.6 August 29, 2007
ISL59532 Typical Performance Curves (Continued)
AV = 2 RL = 150 INPUT_CH 00 OUTPUT_CH 00 OSC = 40mV
AV = 2 RL = 150 INPUT_CH 00 OUTPUT_CH 00 OSC = 40mV
FIGURE 43. DIFFERENTIAL GAIN, OVERLAY, AV = 2
FIGURE 44. DIFFERENTIAL PHASE, OVERLAY, AV = 2
AV = 1 RL = 150 INPUT_CH 00 OUTPUT_CH 00 OSC = 40mV
AV = 1 RL = 150 INPUT_CH 00 OUTPUT_CH 00 OSC = 40mV
FIGURE 45. DIFFERENTIAL GAIN, OVERLAY, AV = 1
FIGURE 46. DIFFERENTIAL PHASE, OVERLAY, AV = 1
13
FN7432.6 August 29, 2007
3dB Bandwidth, MUX Mode, AV = 1, RL = 100 [MHz]
INPUT CHANNELS 0 0 1 2 3 4 262 224 217 211 277 267 268 288 271 269 277 273 274 274 255 264 268 298 292 289 290 304 299 307 304 198 309 299 300 292 290 286 283 278 268 265 255 281 266 285 268 196 264 269 267 199 206 214 238 230 238 220 280 287 271 247 282 265 290 286 276 277 264 288 275 350 336 216 277 285 283 281 252 252 274 272 283 274 292 299 296 298 308 326 311 221 309 313 311 293 297 294 283 271 258 256 272 272 275 267 271 278 247 290 268 272 259 203 214 1 2 3 4 5 270 6 7 8 9 10 268 11 12 13 14 15 235 16 17 18 19 20 236 21 22 23 24 25 235 214 26 27 28 29 30 31 236
OUTPUT CHANNELS
14
FN7432.6 August 29, 2007
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
ISL59532
3dB Bandwidth, MUX Mode, AV = 2, RL = 100 [MHz]
INPUT CHANNELS 0 0 1 2 3 4 304 291 290 302 353 346 349 371 372 360 363 351 350 337 348 340 327 360 353 348 349 366 360 366 363 280 366 357 360 348 348 343 337 325 330 339 344 351 347 371 361 289 354 350 338 288 290 295 311 313 314 297 336 345 360 300 350 321 348 338 345 355 350 354 353 381 377 334 360 366 357 348 318 308 314 353 348 341 352 358 353 356 364 372 366 173 364 367 368 348 354 352 352 351 350 317 336 350 363 340 366 376 310 370 348 348 331 295 294 1 2 3 4 5 323 6 7 8 9 10 324 11 12 13 14 15 305 16 17 18 19 20 313 21 22 23 24 25 320 290 26 27 28 29 30 31 308
OUTPUT CHANNELS
15
FN7432.6 August 29, 2007
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
ISL59532
3dB Bandwidth, Broadcast Mode, AV = 1, RL = 100 [MHz]
INPUT CHANNELS 0 0 1 2 3 4 196 185 172 161 165 160 152 141 133 133 132 130 125 125 127 125 124 119 116 113 114 112 108 107 106 107 108 107 104 104 105 107 106 110 108 103 98 98 98 99 101 99 97 95 87 86 84 102 98 97 96 96 96 96 94 99 97 89 88 85 129 124 118 109 109 110 112 113 110 107 106 95 93 1 204 189 163 138 128 126 123 119 113 113 113 107 94 91 90 91 2 193 3 175 4 154 5 154 6 158 7 161 8 169 9 157 10 155 11 146 12 125 13 121 14 115 15 109 104 104 99 99 97 95 91 86 90 91 90 87 88 88 89 89 85 84 82 84 82 80 78 79 80 81 81 78 80 80 81 113 112 112 114 126 126 128 129 124 118 114 111 120 122 88 88 86 87 88 98 98 100 100 99 99 98 99 105 106 118 129 85 88 88 88 95 94 96 97 93 92 89 86 91 93 95 84 81 90 88 85 82 84 81 82 79 81 85 16 81 17 81 18 79 19 80 20 85 21 85 22 86 23 86 24 83 25 82 26 82 27 77 28 80 29 82 30 85 85 31 86 87 87 87 89 89 89 89 89 90 92 93 92 95 97 98 100 100 100 100 102 103 102 104 106 110 114 123 115 119 125 131
OUTPUT CHANNELS
16
FN7432.6 August 29, 2007
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
ISL59532
3dB Bandwidth, Broadcast Mode, AV = 2, RL = 100 [MHz]
INPUT CHANNELS 0 0 1 2 3 4 270 256 240 219 233 225 204 187 172 171 170 167 152 153 155 151 146 138 133 127 129 126 119 118 116 118 120 118 113 114 115 117 116 121 118 112 105 105 106 108 110 107 104 101 93 91 88 110 106 103 103 103 103 105 102 106 106 95 94 91 155 146 134 123 125 126 126 128 123 123 114 103 99 1 277 261 223 189 158 152 146 137 128 128 126 119 103 99 96 97 2 268 3 247 4 213 5 216 6 227 7 244 8 258 9 223 10 208 11 196 12 147 13 142 14 132 15 123 117 112 106 108 106 105 99 92 96 97 97 93 93 94 94 93 91 90 90 89 86 84 83 83 84 84 85 82 81 82 85 130 127 127 130 153 150 158 163 149 140 133 126 140 146 94 94 92 93 94 106 105 107 106 107 107 108 108 113 123 138 161 89 92 92 93 102 102 102 102 99 99 93 93 98 99 102 88 89 96 94 93 85 89 88 86 83 86 88 16 85 17 85 18 85 19 86 20 91 21 91 22 92 23 93 24 90 25 88 26 86 27 85 28 89 29 90 30 92 93 31 94 93 92 92 95 95 95 94 94 96 98 101 99 103 105 104 109 109 109 109 113 114 112 114 117 125 135 142 133 143 155 164
OUTPUT CHANNELS
17
FN7432.6 August 29, 2007
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
ISL59532
ISL59532 Block Diagram
VS VOVERn OVERn 32 OVERLAY CHANNEL ENABLES
VREF
32 OVERLAY VIDEO INPUTS
CLAMP 32 VIDEO INPUTS IN0 - IN31 32x32 SWITCH MATRIX 32 VIDEO OUTPUTS OUT0 - OUT31
CLAMP SDI SCLK SLATCH CLAMP ENABLE AV X1, X2 OUTPUT ENABLE
SPI INTERFACE AND CONTROL REGISTERS
VSDO SDO
General Description
The ISL59532 is a 32x32 integrated video crosspoint switch matrix with input and output buffers and On-Screen Display (OSD) insertion. This device operates from a single +5V supply. Any output can be generated from any of the 32 input video signal sources, and each output can have OSD information inserted through a dedicated, fast 2:1 mux located before the output buffer. There is also a Broadcast mode allowing any one input to be broadcast to all 32 outputs. A DC restore clamp function enables the ISL59532 to AC-couple incoming video. The ISL59532 offers a -3dB signal bandwidth of 300MHz. Differential gain and differential phase of 0.025% and 0.05 respectively, along with 0.1dB flatness out to 50MHz make this ideal for multiplexing composite NTSC and PAL signals. The switch matrix configuration and output buffer gain are programmed through an SPI/QSPITM-compatible, three-wire serial interface. The ISL59532 interface is designed to facilitate both fast initialization and configuration changes. On power-up, all outputs are initialized to the disabled state to avoid output conflicts in the user's system.
Serial Interface
The ISL59532 is programmed through a simple serial interface. Data on the SDI (serial data input) pin is shifted into a 16-bit shift register on the rising edge of the SCLK (serial clock) signal. (This is continuously done regardless of the state of the SLATCH signal.) The LSB (bit 0) is loaded first and the MSB (bit 15) is loaded last (see the Serial Timing Diagram). After all 16 bits of data have been loaded into the shift register, the rising edge of SLATCH updates the internal registers. While the ISL59532 has an SDO (Serial Data Out) pin, it does not have a register readback feature. The data on the SDO pin is an exact replica of the incoming data on the SDI pin, delayed by 15.5 SCLKs (an input bit is latched on the rising edge of SLCK, and is output on SDO on the falling edge of SLCK 15.5 SCLKs later). Multiple ISL59532's can be daisy-chained by connecting the SDO of one to the SDI of the other, with SCLK and SLATCH common to all the daisychained parts. After all the serial data is transmitted (16 bits * n devices = 16*n SCLKs), the rising edge of SLATCH will update the configuration registers of all n devices simultaneously. The Serial Timing Diagram and Serial Timing Parameters table on page 19 show the timing requirements for the serial interface.
Digital Interface
The ISL59532 uses a serial interface to program the configuration registers. The serial interface uses three signals (SCLK, SDI, and SLATCH) for programming the ISL59532, while a fourth signal (SDO) enables optional daisy-chaining of multiple devices. The serial clock can run at up to 5MHz (5Mbits/s).
18
FN7432.6 August 29, 2007
ISL59532 Serial Timing Diagram
SLATCH
SLATCH falling edge timing/placement is a "don't care." Serial data is latched only on rising edge of SLATCH. tSL
T
SCLK
tSD
tHD
tw
SDI
B0 (LSB) B0
(previous)
B1
B2
B15 (MSB) B15
(previous)
SDO
B1
(previous)
B2
(previous)
B0 (LSB)
B1
B2
SDO = SDI delayed by 15.5 SCLKs to allow daisy-chaining of multiple ISL59532s. SDO changes on the falling edge of SCLK.
TABLE 1. SERIAL TIMING PARAMETERS PARAMETER T tW tSD tHD tSL RECOMMENDED OPERATING RANGE 200ns 0.50 * T 20ns 20ns 20ns SCLK period Clock Pulse Width Data Setup Time Data Hold Time Final SLCK rising edge (latching B15) to SLATCH rising edge DESCRIPTION
Programming Model
The ISL59532 is configured by a series of 16-bit serial control words. The three MSBs (B15-13) of each serial word determine the basic command:
TABLE 2. COMMAND FORMAT B15 0 0 0 0 1 B14 0 0 1 1 1 B13 0 1 0 1 1 COMMAND INPUT/OUTPUT: Maps input channels to output channels OUTPUT ENABLE: Output enable for individual channels GAIN SET: Gain (x1 or x2) for each channel BROADCAST: Enables broadcast mode and selects the input channel to be broadcast to all output channels CONTROL: Clamp on/off, operational/standby mode, and global output enable/disable NUMBER OF WRITES 32 (1 channel per write) 4 (8 channels per write) 4 (8 channels per write) 1 1
Mapping Inputs to Outputs Inputs are mapped to their desired outputs using the input/output control word. Its format is:
TABLE 3. INPUT/OUTPUT WORD B15 0 B14 0 B13 0 B12 I4 B11 I3 B10 I2 B9 I1 B8 I0 B7 B6 B5 B4 O4 B3 O3 B2 O2 B1 O1 B0 O0
I4:I0 form the 5 bit word indicating the input channel (0 to 31), and O4:O0 determine the output channel which that input channel will map to. One input can be mapped to one or multiple outputs. To fully program the ISL59532, 32 INPUT/OUTPUT words must be transmitted - one for each input channel. Note: Broadcast Mode must be disabled when configuring input/output mapping. INPUT/OUTPUT words transmitted while in Broadcast Mode will not be processed correctly and result in corrupt channel mapping when Broadcast Mode is disabled.
19
FN7432.6 August 29, 2007
ISL59532
Enabling Outputs The output enable control word is used to enable individual outputs. There are 32 channels to configure, so this is accomplished by writing 4 serial words, each controlling a bank of eight outputs at a time. The bank is selected by bits B9 and B8. The output enable control word format is:
TABLE 4. OUTPUT ENABLE FORMAT B15 B14 B13 B12 B11 B10 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 B9 0 0 1 1 B8 0 1 0 1 B7 O7 O15 O23 O31 B6 O6 O14 O22 O30 B5 O5 O13 O21 O29 B4 O4 O12 O20 O28 B3 O3 O11 O19 O27 B2 O2 O10 O18 O26 B1 O1 O9 O17 O25 B0 O0 O8 O16 O24
Setting the ON bit = 0 tri-states the output. Setting the ON bit = 1 enables the output if the Global Output Enable bit is also set (the individual output enable bits are ANDed with the Global Output Enable bit before they are sent to the output stage). Setting the Gain The gain of each output may be set to x1 or x2 using the Gain Set word. It is in the same format as the output enable control word:
TABLE 5. GAIN SET FORMAT B15 B14 B13 B12 B11 B10 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 B9 0 0 1 1 B8 0 1 0 1 B7 G7 G15 G23 G31 B6 G6 G14 G22 G30 B5 G5 G13 G21 G29 B4 G4 G12 G20 G28 B3 G3 G11 G19 G27 B2 G2 G10 G18 G26 B1 G1 G9 G17 G25 B0 G0 G8 G16 G24
Set GN = 0 for a gain of x1 or 1 for a gain of x2. Broadcast Mode The Broadcast Mode routes one input to all 32 outputs. The broadcast control word is:
TABLE 6. BROADCAST FORMAT B15 0 B14 1 B13 1 B12 I4 B11 I3 B10 I2 B9 I1 B8 I0 B7 0 B6 0 B5 0 B4 0 B3 0 B2 0 B1 0 B0 Enable Broadcast 0: Broadcast Mode Disabled 1: Broadcast Mode Enabled
I4:I0 form the 5-bit word indicating the input channel (0 to 31) to be sent to all 32 outputs. Set the Enable Broadcast bit (B0) = 1 to enable Broadcast Mode, or to 0 to disable Broadcast Mode. When Broadcast Mode is disabled, the previous channel assignments are restored. Control Word The ISL59532's power-on reset disables all outputs and places the part in a low-power standby mode. To enable the device, the following control word should be sent:
TABLE 7. CONTROL WORD FORMAT B15 B14 B13 B12 B11 B10 1 1 1 0 0 0 B9 B8 B7 B6 B5 B4 B3 B2 0 0 0 0 0 0 B1 B0
0 Clamp 0: Clamp Disabled 1: Clamp Enabled
Global Output Enable Power 0: All outputs tristated 0: Standby 1: Operational 1: Individual Output Enable bits control outputs
The Clamp bit enables the input clamp function, forcing the AC-coupled signal's most negative point to be equal to VREF. Note: The Clamp bit turns the DC-Restore clamp function on or off for all channels - there is no DC-Restore on/off control for individual channels. The DC-Restore function only works with signals with sync tips (composite video). Signals that do not have sync tips (the Chroma/C signal in s-video and the Pb, Pr signals in Component video), will be severely distorted if run through a DC-Restore/clamp function. 20
FN7432.6 August 29, 2007
ISL59532
For this reason, the ISL59532 must be in DC-coupled mode (Clamp Disabled) to be compatible with s-video and component video signals.
Linear Operating Region
In addition to bandwidth optimization, to get the best linearity the ISL59532 should be configured to operate in its most linear operating region. Figure 48 shows the differential gain curve. The ISL59532 is a single supply 5V design with its most linear region between 0.1 and 2V. This range is fine for most video signals whose nominal signal amplitude is 1V. The most negative input level (the sync tip for composite video) should be maintained at 0.3V or above for best operation.
Bandwidth Considerations
Wide frequency response (high bandwidth) in a video system means better video resolution. Four sets of frequency response curves are shown in Figure 47. Depending on the switch configurations, and the routing (the path from the input to the output), bandwidth can vary between 100MHz and 350MHz. A short discussion of the trade-offs -- including matrix configuration, output buffer gain selection, channel selection, and loading -- follows.
2 MUX, AV = 2 NORMALIZED GAIN (dB) 0 -2 -4 -6 -8 -10 1 10 100 1000 FREQUENCY (MHz) BROADCAST, AV = 1 BROADCAST, AV = 2 MUX, AV = 1
FIGURE 48. DIFFERENTIAL GAIN RESPONSE
FIGURE 47. FREQUENCY RESPONSE FOR VARIOUS MODES
In a DC-coupled application, it is the system designer's responsibility to ensure that the video signal is always in the optimum range. When AC coupling, the ISL59532's Clamp (also called "DC restore") function automatically and continuously adjusts the DC level so that the most negative portion of the video is always equal to VREF. A discussion of the benefits of the DC restoration function begins by understanding the Clamp circuit shown in Figure 49. The incoming video signal is typically terminated into 75, then AC coupled through C1, at which point it is connected to the base of the buffer's diff pair. These components form the video path. The Clamp function consists of Q1, D1, Q2, D2, the two current sources, and the 3 switches controlled by the Clamp Enable signal. The VREF voltage is level-shifted up two diode drops (Q1 and D1) to the base of Q2. If the voltage at the cathode of D2 goes below VREF, Q2 and D2 will turn on, keeping the INx voltage at VREF. If the voltage at INx is greater than VREF, Q2 and D2 are off and the INx node is high impedance. This is how the clamp function forces the lowest portion of the video signal (the sync tip) to always be equal to or greater than VREF. To make sure that the sync tip is always equal to (not equal to or greater than) VREF, i1 is constantly sinking ~2A of current from C1. This causes each sync tip to be slightly lower voltage than the previous sync tip, causing Q2 and D2 to turn on at each sync tip and raise the voltage to VREF. The 2A pulldown with a 0.1uF capacitor and a 15kHz HSYNC frequency results in 1.3mV of "droop" across every line, or
FN7432.6 August 29, 2007
In multiplexer mode, one input typically drives one output channel, while in broadcast mode, one input drives all 32 outputs. As the number of outputs driven increases, the parasitic loading on that input increases. Broadcast Mode is the worst-case, where the capacitance of all 32 channels loads one input, reducing the overall bandwidth. In addition, due to internal device compensation, an output buffer gain of x2 has higher bandwidth than a gain of x1. Therefore, the highest bandwidth configuration is multiplexer mode (with each input mapped to only one output) and an output buffer gain of x2. The relative locations of the input and output channels also have significant impact on the device bandwidth (due to the layout of the ISL59530 silicon). When the input and output channels are further away, there are additional parasitics as a result of the additional routing, resulting in lower bandwidth. The bandwidth does not change significantly with resistive loading as shown in the typical performance curves. However several of the curves demonstrate that frequency response is sensitive to capacitance loading. This is most significant when laying out the PCB. If the PCB trace length between the output of the crosspoint switch and the backtermination resistor is not minimized, the additional parasitic capacitance will result in some peaking and eventually a reduction in overall bandwidth.
21
ISL59532
0.2% of the video signal. Because 1.3mV is only 0.2% of a 0.7V video signal, this droop is imperceptible to the human eye. 0.086F. Figure 50 shows the result of CIN = 0.1F delivering acceptable droop and CIN = 0.001F producing excessive droop When the clamp function is disabled in the CONTROL register (Clamp = 0) to allow DC-coupled operation, the ICLAMP current sinks/sources are disabled and the input passes through the DC Restore block unaffected. In this application VREF may be tied to GND.
Overlay Operation
Q2 D1 ~0.4V D3 SS12 VIDEOIN C1 R1 75 VREF C2 (110A) 0.1F INx 0.1F INPUT TO BUFFER Q1 D2
The ISL59532 features an overlay feature, that allows an external video signal or DC level to be inserted in place of that output channel's video. When the OVERN signal is taken high, the output signal on the OUTN pin is replaced with the signal on the VOVERN pin. There are several ways the overlay feature can be used. Toggling the OVERN signal at the frame rate or slower will replace the video frame(s) on the OUTN pin with the video supplied on the VOVERN pin. Another option (for OSD displays, for example), is to put a DC level on the VOVERN line and toggle the OVERN signal at the pixel rate to create a monocolor image "overlaid" on channel N's output signal. Finally, by enabling the OVERN signal for some portion of each line over a certain amount of lines, a picture-in-picture function can be constructed. It's important to note that the overlay inputs do not have the DC Restore function previously described - the overlay signal is DC coupled into the output. It is the system designer's responsibility to ensure that the video levels are in the ISL59532's linear region and matching the output channel's offset and amplitude. One easy way to do this is to run the video to be overlaid through one of the ISL59532's unused channels and then into the VOVERN input. The OVERN pins all have weak pulldowns, so if they are unused, they can either be left unconnected or tied to GND.
i1
CLAMP ENABLE
FIGURE 49. DC RESTORE BLOCK DIAGRAM
This is how the video is "DC-restored" after being AC coupled into the ISL59532. The sync tip voltage will be equal to VREF on the right side of C1, regardless of the DC level of the video on the left side of C1. Due to various sources of offset in the actual clamp function, the actual sync tip level is typically about 75mV higher than VREF (for VREF = 0.4V).
Power Dissipation and Thermal Resistance
With a large number of switches, it is possible to exceed the +150C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for an application to determine if load conditions or package types need to be modified to assure operation of the crosspoint switch in a safe operating area. The maximum power dissipation allowed in a package is determined according to:
T JMAX - T AMAX PD MAX = ------------------------------------------- JA
FIGURE 50. DC RESTORE VIDEO WAVEFORMS
It is important to choose the correct value for CIN. Too small a value will generate too much droop, and the image will be visibly darker on the right than on the left. A CIN value that is too large may cause the clamp to fail to converge. The droop rate (dV/dt) is i1/CIN volts/second. In general, the droop voltage should be limited to <1 IRE over a period of one line of video; so for 1 IRE = 7mV, IB = 10A maximum, and an NTSC waveform we will set CIN > 10A*60s/7mV =
(EQ. 1)
22
FN7432.6 August 29, 2007
ISL59532
Where: * TJMAX = Maximum junction temperature = +125C * TAMAX = Maximum ambient temperature = +85C * JA = Thermal resistance of the package The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:
n
PD MAX = V S x I SMAX +
i=1
( VS - VOUTi ) x ----------------R Li
V OUTi
(EQ. 2)
Where: * VS = Supply voltage = 5V * ISMAX = Maximum quiescent supply current = 700mA * VOUT = Maximum output voltage of the application = 2V * RLOAD = Load resistance tied to ground = 150 * n = 1 to 32 channels
n
PD MAX = V S x I SMAX +
i=1
( VS - VOUTi ) x ----------------- = R Li
V OUTi
4.8W (EQ. 3)
The required JA to dissipate 4.8W is:
T JMAX - T AMAX JA = -------------------------------------------- = 8.33 ( C/W ) PD MAX
(EQ. 4)
Table 8 shows JA thermal resistance results with a Wakefield heatsink and without heatsink and various airflow. At the thermal resistance equation shows, the required thermal resistance depends on the maximum ambient temperature.
TABLE 8. JA THERMAL RESISTANCE [C/W] Airflow [LFM] No Heatsink Wakefield 658-25AB Heatsink 0 18 16.0 250 14.3 7.0 500 13.0 6.0 750 12.6 4.7
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 23
FN7432.6 August 29, 2007
ISL59532
356 Lead HBGA Package
24
FN7432.6 August 29, 2007

▲Up To Search▲

Price & Availability of ISL595320708

	To Download ISL595320708 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .